Skip to main content

High Level Synthesis tool for FPGA using NoCs.

Project description


SyntheSys
=========

SyntheSys is a Python module for generating network on chip (NoC) based systems from Python3 programs. It is specially design for reconfigurable computing, i.e. using FPGA to accelerate parts of programs. It has a extensible library for any type of FPGA and uses NoC properties to be scalable.

This is the README file for the project.

----
SyntheSys is distributed with a GPLv3 license.
See LICENSE.txt for details.
----

Matthieu PAYET <matthieu.payet@free.fr>
More on Matthieu's website : mpayet.net




Project details


Download files

Download the file for your platform. If you're not sure which to choose, learn more about installing packages.

Source Distribution

SyntheSys-0.1.2.tar.gz (7.2 MB view hashes)

Uploaded Source

Built Distribution

SyntheSys-0.1.2-py3-none-any.whl (7.8 MB view hashes)

Uploaded Python 3

Supported by

AWS AWS Cloud computing and Security Sponsor Datadog Datadog Monitoring Fastly Fastly CDN Google Google Download Analytics Microsoft Microsoft PSF Sponsor Pingdom Pingdom Monitoring Sentry Sentry Error logging StatusPage StatusPage Status page