Python to FPGA High Level System Synthesis tool using NoCs.
Project description
SyntheSys
=========
SyntheSys is a Python module for generating network on chip (NoC) based systems from Python3 programs. It is specially design for reconfigurable computing, i.e. using FPGA to accelerate parts of programs. It has a extensible library for any type of FPGA and uses NoC properties to be scalable.
This is the README file for the project.
----
SyntheSys is distributed with a GPLv3 license.
See LICENSE.txt for details.
----
Matthieu PAYET <matthieu.payet@free.fr>
More on `Matthieu's website <http://mpayet.net>`_
=========
SyntheSys is a Python module for generating network on chip (NoC) based systems from Python3 programs. It is specially design for reconfigurable computing, i.e. using FPGA to accelerate parts of programs. It has a extensible library for any type of FPGA and uses NoC properties to be scalable.
This is the README file for the project.
----
SyntheSys is distributed with a GPLv3 license.
See LICENSE.txt for details.
----
Matthieu PAYET <matthieu.payet@free.fr>
More on `Matthieu's website <http://mpayet.net>`_
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distributions
No source distribution files available for this release.See tutorial on generating distribution archives.
