Verilog is a Hardware Description Language (HDL) used to model digital logic. While simulating logic circuits, the values of signals can be written out to a Value Change Dump (VCD) file. This module can be used to parse a VCD file so that further analysis can be performed on the simulation data. The entire VCD file can be stored in a Python data structure and manipulated using standard hash and array operations.
More details in the module file : Verilog_VCD.py .
Originally written in Perl by Gene Sullivan (gsullivan@cpan.org) . Translated into Python by Sameer Gauria (sgauria+python@gmail.com) . Patches submitted by Scott Chin, Sylvain Guilley, Bogdan Tabacaru, Andrew Becker, and a substantial performance improvement by Matthew Clapp.
1 maintainer
Release files for Verilog_VCD 1.11
For a detailed explanation of source distributions (sdists) and built distributions (wheels), please see the package formats documentation.
Source distribution (sdist)
| File | Size | Uploaded | |
|---|---|---|---|
| Verilog_VCD-1.11.tar.gz | 6.1 kB | Details |
Release files / Verilog_VCD-1.11.tar.gz
| Download URL | Verilog_VCD-1.11.tar.gz |
|---|---|
| Size | 6.1 kB |
| Tags | Source |
|
SHA-256 checksum How to use checksums |
2ffa5e3711c57d1312dc411a1918a1f8f171ff10f043c7749fb129ab7642683a
|
|
BLAKE2b-256 checksum How to use checksums |
5780b810c0b2b172bcb0bc2181b3a5b7c7b58854f8ed2d0bff1dfeb0885b6cfe
|
| Upload date | |
|
Uploaded using Trusted Publishing? What is trusted publishing? |
No |
