Skip to main content

Module to Parse VCD (Value-Change-Dump) files

Project description

Verilog is a Hardware Description Language (HDL) used to model digital logic. While simulating logic circuits, the values of signals can be written out to a Value Change Dump (VCD) file. This module can be used to parse a VCD file so that further analysis can be performed on the simulation data. The entire VCD file can be stored in a Python data structure and manipulated using standard hash and array operations.

More details in the module file : Verilog_VCD.py .

Originally written in Perl by Gene Sullivan (gsullivan@cpan.org) . Translated into Python by Sameer Gauria (sgauria+python@gmail.com) .

Project details


Release history Release notifications

History Node

1.11

History Node

1.10

History Node

1.09

History Node

1.08

History Node

1.07

History Node

1.06

History Node

1.05

History Node

1.04

History Node

1.03

This version
History Node

1.02

History Node

1.01

History Node

1.0

Download files

Download the file for your platform. If you're not sure which to choose, learn more about installing packages.

Filename, size & hash SHA256 hash help File type Python version Upload date
Verilog_VCD-1.02.tar.gz (5.7 kB) Copy SHA256 hash SHA256 Source None Feb 6, 2013

Supported by

Elastic Elastic Search Pingdom Pingdom Monitoring Google Google BigQuery Sentry Sentry Error logging CloudAMQP CloudAMQP RabbitMQ AWS AWS Cloud computing Fastly Fastly CDN DigiCert DigiCert EV certificate StatusPage StatusPage Status page