Open-source project from Xilinx® that enables high-level control of Versal debug IP running in hardware
Project description
🐍 ChipScoPy README
ChipScoPy is an open-source project from Xilinx® that enables high-level control of Versal debug IP running in hardware. Using a simple Python API, developers can control and communicate with ChipScope® debug IP such as the Integrated Logic Analyzer (ILA), Virtual IO (VIO), device memory access, and more.
ChipScoPy communicates with Versal devices. It does not work with older devices such as Ultrascale+ and 7-Series devices.
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
Built Distribution
Close
Hashes for chipscopy-2023.1.dev1671238423.tar.gz
Algorithm | Hash digest | |
---|---|---|
SHA256 | d62910d888f19ce03c6ee44e7b805f9a7862bff327ef2cab330379cf23cfd005 |
|
MD5 | 1a86b4e146bf3e101fa999058c95eebb |
|
BLAKE2b-256 | 0e1203ffbee2dbf2ea266d22e9872677234de8ec4d9490387d6a607c0ba58f2f |
Close
Hashes for chipscopy-2023.1.dev1671238423-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | e96582a649b57dfeed6cf0db6219bd1631ba10353b9948ebbe57837ce717da8c |
|
MD5 | 9e47311a15e727678ac92178c9bbd3f4 |
|
BLAKE2b-256 | d06da4fcc33aed2468f3ae188bb535586f6f1ef37dc351e0cccb9f3cc3303b19 |