Skip to main content

Open-source project from Xilinx® that enables high-level control of Versal debug IP running in hardware

Project description

🐍 ChipScoPy README

ChipScoPy is an open-source project from Xilinx® that enables high-level control of Versal debug IP running in hardware. Using a simple Python API, developers can control and communicate with ChipScope® debug IP such as the Integrated Logic Analyzer (ILA), Virtual IO (VIO), device memory access, and more.

ChipScoPy communicates with Versal devices. It does not work with older devices such as Ultrascale+ and 7-Series devices.

We recommend using Python 3.8, 3.9, 3.10, or 3.11 with ChipScoPy.

ChipScoPy Overview

System Requirements

ChipScoPy Installation

ChipScoPy Examples


API Documentation

Copyright (C) 2021-2022, Xilinx, Inc.

Copyright (C) 2022-2024, Advanced Micro Devices, Inc.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Project details

Download files

Download the file for your platform. If you're not sure which to choose, learn more about installing packages.

Source Distribution

chipscopy-2024.1.dev1715183651.tar.gz (8.9 MB view hashes)

Uploaded Source

Built Distribution

chipscopy-2024.1.dev1715183651-py3-none-any.whl (9.1 MB view hashes)

Uploaded Python 3

Supported by

AWS AWS Cloud computing and Security Sponsor Datadog Datadog Monitoring Fastly Fastly CDN Google Google Download Analytics Microsoft Microsoft PSF Sponsor Pingdom Pingdom Monitoring Sentry Sentry Error logging StatusPage StatusPage Status page