Standardized ASIC design libraries
Project description
Lambdalib Introduction
Lambdalib is a modular hardware abstraction library decouples design from the uderlying manufacturing target. Lambdalib defines a set of generic functions that get resolved during the target technology mapping stage.
Lambdalib includes the following hardware categories:
Category | Description |
---|---|
stdlib | Standard cells (inv, nand, ff, ...) |
auxlib | Aux cells can consist of multiple standard cells or physical only cells |
ramlib | Memory (single port, dual port, fifo, ...) |
iolib | IO cells (bidir, vdd, clamp,...) |
padring | Padring generator |
vectorlib | Vectorized library (mux, isolation) |
syslib | Vendor agnostic peripheral interface (uart, i2c,...) |
fpgalib | FPGA cells (lut4, ble, clb) |
The Lambdapdk repository demonstrates implementation of the Lambdalib interfaces across a number of open source process technologies.
Lambdalib has successfully used in multiple tapeouts using SiliconCompiler.
License
Issues / Bugs
We use GitHub Issues for tracking requests and bugs.
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
lambdalib-0.2.6.tar.gz
(6.7 kB
view hashes)
Built Distribution
Close
Hashes for lambdalib-0.2.6-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | b8c7e89fc7c655e09d6081916c8e1696a91fdaf32744c790697f5d7fa4e09ad2 |
|
MD5 | d00b78020fbca6084df671327684d97f |
|
BLAKE2b-256 | 29ec637e5efc4a9da8b14300117b94cd4d24fb95118c4ba5ce196dfbfd3237ba |