CMOS standard cell generator.
Project description
LibreCell - Layout
CMOS Standard Cell layout generator.
Getting started
See install instructions in top-project.
Generate a layout
Generate a layout from a SPICE netlist which includes the transistor sizes:
- --output-dir: Directory which will be used to store GDS and LEF of the cell
- --tech: Python script file containing design rules and technology related data
- --netlist: A SPICE netlist containing the netlist of the cell as a sub circuit (
.subckt
). - --cell: Name of the cell. Must match the name of the sub circuit in the SPICE netlist.
mkdir mylibrary
lclayout --output-dir mylibrary --tech examples/dummy_tech.py --netlist examples/cells.sp --cell AND2X1
Adapting design rules
Design rulesi and technology related data need to be encoded in a Python script file as shown in examples/dummy_tech.py
.
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
librecell-layout-0.0.5.tar.gz
(57.3 kB
view hashes)
Built Distribution
Close
Hashes for librecell_layout-0.0.5-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | 7afa1e1e9f618325e8bf8dca95402bc371fc0b3c1dcf884305b2e883fd291e49 |
|
MD5 | 6de78d6bdf6a9496d85c80873227f6ef |
|
BLAKE2b-256 | 5256edb93b7e139ee24abdc8f283bc0fbea095759e66bb589df9681d26ae4654 |