An infrastructure for implementing chip design flows
Project description
Efabless OpenLane 2 is in early access and all APIs are, presently, highly unstable and subject to change without notice.
If you don't know why you're here, you're probably looking for the stable version of OpenLane at https://github.com/The-OpenROAD-Project/OpenLane.
OpenLane
OpenLane is a RTL to GDSII infrastructure library based on several components including OpenROAD, Yosys, Magic, Netgen, CVC, KLayout and a number of custom scripts for design exploration and optimization. A reference flow performs all ASIC implementation steps from RTL all the way down to GDSII.
You can find the documentation here to get started.
from openlane.flows import Flow
Classic = Flow.factory.get("Classic")
flow = Classic(
{
"PDK": "sky130A",
"DESIGN_NAME": "spm",
"VERILOG_FILES": ["./src/spm.v"],
"CLOCK_PORT": "clk",
"CLOCK_PERIOD": 10,
},
design_dir=".",
)
flow.start()
Installation
You'll need the following:
- Python 3.8 or higher with PIP, Venv and Tkinter
Nix (Recommended)
Works for macOS and Linux (x86-64). Recommended, as it is more integrated with your filesystem and overall has less upload and download deltas.
See Nix-based installation in the docs.
Docker
Works for Windows, macOS and Linux (x86-64, aarch64 with emulation).
See Docker-based installation in the docs.
Do note you'll need to add --dockerized
right after openlane
in most CLI invocations.
Python-only Installation (Advanced)
You'll need to bring your own compiled utilities, but otherwise, simply install OpenLane as follows:
python3 -m pip install --upgrade openlane
Usage
In the root folder of the repository, you may invoke:
python3 -m openlane --pdk-root <path/to/pdk> </path/to/config.json>
To start with, you can try:
python3 -m openlane --pdk-root $HOME/.volare ./designs/spm/config.json
Publication
If you use OpenLane in your research, please cite the following paper.
- M. Shalan and T. Edwards, “Building OpenLANE: A 130nm OpenROAD-based Tapeout-Proven Flow: Invited Paper,” 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), San Diego, CA, USA, 2020, pp. 1-6. Paper
@INPROCEEDINGS{9256623,
author={Shalan, Mohamed and Edwards, Tim},
booktitle={2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)},
title={Building OpenLANE: A 130nm OpenROAD-based Tapeout- Proven Flow : Invited Paper},
year={2020},
volume={},
number={},
pages={1-6},
doi={}}
License
The Apache License, version 2.0.
Docker images distributed by Efabless Corporation under the same license.
Binaries bundled with OpenLane either via Cachix or Docker are distributed by Efabless Corporation and may fall under stricter open source licenses.
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
Built Distribution
Hashes for openlane-2.0.0a49-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | 7b7e0b06700fda83d31a14821e9a7c3bf43818686ef4d60ecd09ec28e49dea70 |
|
MD5 | 6885beedc67729cf044a488bcc680e38 |
|
BLAKE2b-256 | 31f61a161f30cc0e659e582e82ce901f40b633d563941524055503d6ce0e2c1f |