Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input
Project description
PeakRDL-regblock
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
Documentation
See the PeakRDL-regblock Documentation for more details
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
peakrdl-regblock-0.1.0a1.tar.gz
(23.5 kB
view hashes)