Compile SystemRDL into a SystemVerilog control/status register (CSR) block
Project description
PeakRDL-regblock
Compile SystemRDL into a SystemVerilog control/status register (CSR) block.
For the command line tool, see the PeakRDL project.
Documentation
See the PeakRDL-regblock Documentation for more details
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
peakrdl-regblock-0.20.0.tar.gz
(605.6 kB
view hashes)
Built Distribution
Close
Hashes for peakrdl_regblock-0.20.0-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | 6776332ac778601019599ee22eb112aeedec33b21ec9c167df59a467f2b06d98 |
|
MD5 | df953ae60c994e876f2c8ecee58c7160 |
|
BLAKE2b-256 | b0681559c26be966476f5704991450a85ce45ce77ce58e17b36ea7b8c97a090b |