Compile SystemRDL into a SystemVerilog control/status register (CSR) block
Project description
PeakRDL-regblock
Compile SystemRDL into a SystemVerilog control/status register (CSR) block.
For the command line tool, see the PeakRDL project.
Documentation
See the PeakRDL-regblock Documentation for more details
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
peakrdl-regblock-0.21.0.tar.gz
(605.7 kB
view hashes)
Built Distribution
Close
Hashes for peakrdl_regblock-0.21.0-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | d2b10ae9226d4341a351591dea1917770411e04f83bc59d954bef9053cfd7042 |
|
MD5 | 7df9729a9d78a5d39d52fb709c314296 |
|
BLAKE2b-256 | 1d51f5df5b3f73c27d48a217a778294cec842dfc069a29d3d250e00b8ec485db |