An abstract SystemVerilog language model (incl. Verilog).
Project description
An abstract language model of SystemVerilog (incl. Verilog) written in Python.
Main Goals
This package provides a unified abstract language model for SystemVerilog (incl. Verilog). Projects reading from source files can derive own classes and implement additional logic to create a concrete language model for their tools.
Projects consuming pre-processed System Verilog data (parsed, analyzed or elaborated) can build higher level features and services on such a model, while supporting multiple frontends.
Use Cases
pySVModel Generators
TBD
pySVModel Consumers
TBD
Examples
List all Modules with Parameters and Ports
TBD
Contributors
- Patrick Lehmann (Maintainer)
- Unai Martinez-Corral
- and more...
License
This Python package (source code) licensed under Apache License 2.0.
The accompanying documentation is licensed under Creative Commons - Attribution 4.0 (CC-BY 4.0).
SPDX-License-Identifier: Apache-2.0
Project details
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
Built Distribution
Hashes for pySVModel-0.3.5-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | 1c4352afc3b0293ae6a06fcf1f24e5e24aa917f52a098613b2ca8d54881b99cd |
|
MD5 | 55a9f8d4173b7d5ae68f44b5d5186625 |
|
BLAKE2b-256 | cbdd3d455e8afa761c8fc6a28bcb461093f4255717e32822192b7b9544d87843 |