Skip to main content

[System]Verilog Module I/O parser and printer

Project description



SVModule is set of python scripts/classes to parse a [System]Verilog module declaration and paste it as an instance, parameter definitions... It manages module imports, parameters, standard and interface I/O ports.

The objective is to provide a similar behavior of the emacs VHDL mode but in the form of shell commands. Then it is easy to wrap them into your preferred editor as macros or functions.


SVModule is distributed under the GPLv3, the complete license description can be found here.

General information

The documentation is available here. Of course, contribution are welcomed.

Project details

Download files

Download the file for your platform. If you're not sure which to choose, learn more about installing packages.

Files for svmodule, version 1.0.0
Filename, size File type Python version Upload date Hashes
Filename, size svmodule-1.0.0-py3-none-any.whl (41.5 kB) File type Wheel Python version py3 Upload date Hashes View
Filename, size svmodule-1.0.0.tar.gz (12.6 kB) File type Source Python version None Upload date Hashes View

Supported by

Pingdom Pingdom Monitoring Google Google Object Storage and Download Analytics Sentry Sentry Error logging AWS AWS Cloud computing DataDog DataDog Monitoring Fastly Fastly CDN DigiCert DigiCert EV certificate StatusPage StatusPage Status page