High Level Synthesis tool for FPGA using NoCs.
Project description
SyntheSys
=========
SyntheSys is a Python module for generating network on chip (NoC) based systems from Python3 programs. It is specially design for reconfigurable computing, i.e. using FPGA to accelerate parts of programs. It has a extensible library for any type of FPGA and uses NoC properties to be scalable.
This is the README file for the project.
----
SyntheSys is distributed with a GPLv3 license.
See LICENSE.txt for details.
----
Matthieu PAYET <matthieu.payet@free.fr>
More on Matthieu's website : mpayet.net
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
SyntheSys-0.1.2.tar.gz
(7.2 MB
view hashes)
Built Distribution
Close
Hashes for SyntheSys-0.1.2-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | df9406110660fdc38325101ea9e91561913801bb273a3100c0037b168363e296 |
|
MD5 | 4b4536584847fd3a9db0dae5a96a912c |
|
BLAKE2b-256 | 25c1c0f6f16493651f312389e9e38b78a3470fc6537b9e013c2b8182cfb522b8 |