VerilogPADAnalyzer is a Python application designed to analyze and report the
Project description
VerilogPAD
VerilogPAD is Python tool designed to analyze Verilog files, providing power, area, and delay metrics.
Prerequisits
- Install the following tools:
- Python
- Linux
- Yosys: link (https://github.com/YosysHQ/yosys)
- OpenSTA: link (https://github.com/The-OpenROAD-Project/OpenSTA)
- Icarus Verilog: link (https://github.com/steveicarus/iverilog)
Note: add the binaries of 3, 4, and 5 to your PATH
Features
- Comprehensive Analysis: Compute detailed metrics for power consumption, physical area, and timing delay of Verilog circuits.
- Intermediate File Handling: Automatically manages intermediate files in a temporary directory to keep the workspace clean.
- Report Generation: Outputs analysis results in separate, organized report files for each metric.
Folder Structure
./config/
: contains the technology library and synthesizer scripts./src/
: contains the main classes and modules of the project./VerilogPDA.py.temp/
: a temporary folder that is automatically created and stores the intermediate files such as synthesized files (can be safely removed afterward)../VerilogPDA.py.report/
: a temporary folder that is automatically created and stores the area, power, and delay reports (can be safely removed afterward).
Usage
To run the VerilogPADAnalyzer, use the following syntax:
Arguments
$ python3 VerilogPDA.py [path-to-input]
For example, assuming that a circuit called abs_diff_i4_o3.v
is located at the root directory, one can get the area, power, and delay reports of this circuit using the following command:
$ python3 VerilogPDA.py abs_diff_i4_o3.v
Upon launching the command above, three report files will be generated in ./VerilogPDA.py.report/
directory.
Contributing
Contributions to the project are welcome. Please follow the standard GitHub pull request process to propose changes.
Contact
For any inquiries or contributions, please contact Morteza at Rezaalipour.usi@gmail.com.
Project details
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
Built Distribution
Hashes for verilog-pad-analyzer-0.0.3.tar.gz
Algorithm | Hash digest | |
---|---|---|
SHA256 | 29873edbc7bb490fd3c10daf17d14490a6ace823bd3a3bc5b857832767f2e429 |
|
MD5 | faf828415799aefbc02cf0807af293fb |
|
BLAKE2b-256 | c9cbd88424cf11d74d5a0cba952276c9e8f93ea1e3ef56e283062d8c5cf18ab7 |
Hashes for verilog_pad_analyzer-0.0.3-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | 643277d1248294e441e22414075bc6c0fa58eb2d5632fcd9fe850fdcce9e5075 |
|
MD5 | ecfe693409c715de6f86c29545b9eaec |
|
BLAKE2b-256 | 0f4207a6ef51376c0a2f2cfae0723029d966cb944142e1c914fc4589de92dcab |