verilog-parser 0.0.4

Parser for structural verilog.

Verilog parser for Python

Lark based parser for Verilog netlists (structural Verilog without behavioral statements). This is meant to be used to read netlists as generated by HDL logic synthesizers such as Yosys.

Example

from verilog_parser.parser import parse_verilog
ast = parse_verilog(open(verilog_file_path).read())

Install

From PyPI:

pip install verilog-parser

From git:

pip install git+https://codeberg.org/tok/py-verilog-parser

From git for development:

git clone https://codeberg.org/tok/py-verilog-parser
cd py-verilog-parser
pip install --editable .