<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>PyPI recent updates for verithon</title>
    <link>https://pypi.org/project/verithon/</link>
    <description>Recent updates to the Python Package Index for verithon</description>
    <language>en</language>    <item>
      <title>2.2</title>
      <link>https://pypi.org/project/verithon/2.2/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Sat, 12 Apr 2025 06:34:07 GMT</pubDate>
    </item>    <item>
      <title>2.1</title>
      <link>https://pypi.org/project/verithon/2.1/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Wed, 09 Apr 2025 10:21:31 GMT</pubDate>
    </item>    <item>
      <title>1.2</title>
      <link>https://pypi.org/project/verithon/1.2/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Mon, 07 Apr 2025 14:27:41 GMT</pubDate>
    </item>    <item>
      <title>1.1</title>
      <link>https://pypi.org/project/verithon/1.1/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Mon, 07 Apr 2025 14:14:49 GMT</pubDate>
    </item>    <item>
      <title>0.8</title>
      <link>https://pypi.org/project/verithon/0.8/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Thu, 03 Apr 2025 16:24:29 GMT</pubDate>
    </item>    <item>
      <title>0.7</title>
      <link>https://pypi.org/project/verithon/0.7/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Thu, 03 Apr 2025 16:11:59 GMT</pubDate>
    </item>    <item>
      <title>0.6</title>
      <link>https://pypi.org/project/verithon/0.6/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Mon, 03 Mar 2025 03:16:17 GMT</pubDate>
    </item>    <item>
      <title>0.5</title>
      <link>https://pypi.org/project/verithon/0.5/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Sun, 22 Dec 2024 06:01:26 GMT</pubDate>
    </item>    <item>
      <title>0.4</title>
      <link>https://pypi.org/project/verithon/0.4/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Sun, 15 Dec 2024 03:56:25 GMT</pubDate>
    </item>    <item>
      <title>0.3</title>
      <link>https://pypi.org/project/verithon/0.3/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Wed, 09 Oct 2024 17:19:28 GMT</pubDate>
    </item>    <item>
      <title>0.2</title>
      <link>https://pypi.org/project/verithon/0.2/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Sat, 05 Oct 2024 05:01:07 GMT</pubDate>
    </item>    <item>
      <title>0.1</title>
      <link>https://pypi.org/project/verithon/0.1/</link>
      <description>RTL Auto-generation with Verilog Embedded in Python</description>
<author>jiayanxu@seu.edu.cn</author>      <pubDate>Mon, 30 Sep 2024 03:54:47 GMT</pubDate>
    </item>  </channel>
</rss>