Last released Jan 26, 2024
Tool to enable package managing for HDL VIP or IP cores (Verilog, SystemVerilog, VHDL) using Python pip
Last released Mar 18, 2023
Control and Status Register map generator for FPGA/ASIC projects
Last released Dec 23, 2022
Tool to play with HDL (inspired by EdaPlayground)
Supported by
