Last released Apr 1, 2026
Generate a SystemVerilog bus decoder from SystemRDL for splitting CPU interfaces to multiple sub-address spaces
Last released Oct 31, 2025
Export SystemRDL to PyBind11 modules for Python-based hardware testing
Supported by
