5 projects
magia-flow
Design flow integration and automation with Magia
atlassian-doc-builder
Creating Atlassian Document in a programmatic way.
magia-hdl
Magia generates Synthesizable SystemVerilog in pythonic syntax
magia-ip
IP libraries designed with Magia
hdlConvertor-binary
VHDL and System Verilog parser written in c++
