Skip to main content
Help us improve Python packaging – donate today!
Avatar for shtaxxx from gravatar.com

  shtaxxx

  Joined on Nov 10, 2014

5 projects

veriloggen

Last released on Oct 9, 2017

A library for constructing a Verilog HDL source code in Python

ipgen

Last released on Oct 7, 2017

IP-core package generator for AXI4/Avalon

pyverilog

Last released on Oct 4, 2017

Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator

pycoram

Last released on Nov 6, 2015

Python-based Portable IP-core Synthesis Framework for FPGA-based Computing

flipsyrup

Last released on Nov 12, 2014

Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms

Supported by

Elastic Elastic Search Pingdom Pingdom Monitoring Google Google BigQuery Sentry Sentry Error logging CloudAMQP CloudAMQP RabbitMQ AWS AWS Cloud computing Fastly Fastly CDN DigiCert DigiCert EV certificate StatusPage StatusPage Status page