Last released Jul 24, 2026
PCB crossing minimization, component placement, and power trace validation for SKiDL-generated netlists
Supported by