Last released Feb 27, 2026
Python HDL that simulates and generates Verilog from the same source
Supported by