Last released Jul 15, 2026
Weave IP-XACT components into SoC designs from a YAML file: generated SystemVerilog top, filelists, FPGA and ASIC flow scripts. A CLI/file-based alternative to Kactus2, friendly to humans and AI agents.
Supported by