Last released Sep 14, 2026
Cycle-accurate hardware design in Python: control-flow blocks and resource abstractions, emitted as Verilog from a Rust core.