LabVIEW FPGA HDL Tools
Pre-release command-line tools (nihdl) for building customized FPGA designs
for use with the ni/flexrio repository. They move, generate, and process the
files needed to take a top-level HDL design through Vivado to a LabVIEW FPGA
bitfile — and to build hybrid LabVIEW + HDL targets.
Documentation
| Doc | What's in it |
|---|---|
| Theory of Operation | The architecture, the supported workflows, and how the pieces fit together. Start here. |
| Command Reference | Every nihdl command, its options, the command flow, and per-command required settings. |
| Settings Reference | The nihdlsettings.py model: hooks, context, --set overrides, and the full list of setters. |
| LVTargetCustomIO Reference | The custom I/O CSV format used to define HDL ↔ LabVIEW FPGA signals. |
Prerequisites
External tools
You need the external tools your flow uses:
- Vivado — for
gen-vivado,check-vivado, andcompile-vivado(use the version your FlexRIO release targets). - LabVIEW + LabVIEW FPGA and the LabVIEW FPGA Compilation Tool for
Vivado — for
gen-lvbitxand custom LabVIEW FPGA targets. - ModelSim — only for simulation (
gen-modelsim,sim-modelsim,launch-modelsim). - Git and Python (Python 3.11 is the officially tested version).
Installing the tools
nihdl is published to PyPI
and is normally installed into a per-target Python virtual environment by the
host repository's setup script. From a target folder that contains
nihdlsettings.py (for example,
c:/dev/github/flexrio-custom/targets/pxie-7903custom), run:
nisetup
This creates and activates a virtual environment and installs the version of
labview-fpga-hdl-tools pinned in the repository's dependencies.toml. Re-run
nisetup in every new terminal — the environment is only active for the current
session, and you'll see the environment name (for example, (flexrio-custom))
in your prompt when it is active.
To install the package directly instead (for example, outside a flexrio-custom checkout):
pip install labview-fpga-hdl-tools
Required Files
Every target folder must contain a nihdlsettings.py file. It configures all
paths, tool locations, and project settings via setter calls, and defines hook
functions that run before/after each command. The CLI exits with an error if it
is not found.
A complete starter template lives at
labview_fpga_hdl_tools/nihdlsettings_default.py — copy it into your target
folder as nihdlsettings.py and customize it. See the
Settings Reference for details.
All nihdl commands are run from the target folder unless noted otherwise:
nihdl --help
By default nihdl prints results inline and collects any warnings and errors
into a single summary at the end. Add -v (--verbose) to any command for full
step-by-step status with warnings and errors also shown inline; the end summary
still appears, so verbose is additive to the default. See the
Command Reference for details.
Quickstart: HDL to Bitfile
Run these from your target folder (the one with nihdlsettings.py), with the
Python environment active (run nisetup once per terminal — see
Prerequisites):
# 1. Pull in GitHub dependencies declared in dependencies.toml
nihdl install-deps
# 2. Create the Vivado project from your settings + HDL file lists
# (this also runs gen-hdl and gen-xdc automatically)
nihdl gen-vivado --overwrite
# 3. Fast RTL elaboration check before a full compile
nihdl check-vivado
# 4. Full compile to a bitstream and LabVIEW FPGA bitfile
# (this runs gen-lvbitx automatically at the end)
nihdl compile-vivado
Open the project interactively at any point with nihdl launch-vivado.
Building a Custom LabVIEW FPGA Target (hybrid flow)
To expose your HDL to LabVIEW FPGA as a custom target, define your I/O in the custom I/O CSV, then:
# Generate target support files (BoardIO/Clock XML, Window VHDL, plugin content)
nihdl gen-target
# Install the generated plugin into your LabVIEW FPGA install
nihdl install-target
Simulating with ModelSim
# Create the ModelSim project and compile all VHDL (vcom -autoorder -2008)
nihdl gen-modelsim
# Launch the GUI, or run headless with --batch
nihdl launch-modelsim
For the complete command list, options, and required settings, see the Command Reference.
Validating Without External Tools
To exercise settings and file generation without launching Vivado or ModelSim,
set skip flags in your nihdlsettings.py:
def pre_all(context):
config = context.config
# ... configure settings ...
config.set_skip_vivado(True)
config.set_skip_modelsim(True)
Troubleshooting / FAQ
Error: Settings file not found: ...nihdlsettings.py
Run the command from the target folder that contains nihdlsettings.py, or pass
--config path/to/nihdlsettings.py.
A command reports a missing required setting.
Each command validates the settings it needs before running. Check the
Per-Command Setting Requirements
table and confirm the corresponding setter is called in pre_all(). Remember
that relative paths resolve from the nihdlsettings.py file's directory.
A relative path isn't resolving the way I expect.
All hooks run with the working directory set to the nihdlsettings.py file's
directory, and path setters resolve relative paths from there. Use forward
slashes (/) on every platform.
launch-vivado / check-vivado / compile-vivado can't find the project.
Run nihdl gen-vivado --overwrite first; these commands require an existing
.xpr.
gen-lvbitx warns it isn't in the right place.
It is intended to run from VivadoProject/<project>.runs/impl_1. It also needs
to locate createBitfile.exe; it auto-discovers the latest installed LabVIEW
(2023–2030), or set set_labview_path(...) to point at a specific install.
A dependency file collides by name with a target-specific copy.
Use add_exclude_hdl_file_list(...) to drop the unwanted copy from the
assembled HDL file list.
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
Built Distribution
Filter files by name, interpreter, ABI, and platform.
If you're not sure about the file name format, learn more about wheel file names.
Copy a direct link to the current filters
File details
Details for the file labview_fpga_hdl_tools-1.0.1.tar.gz.
File metadata
- Download URL: labview_fpga_hdl_tools-1.0.1.tar.gz
- Upload date:
- Size: 73.1 kB
- Tags: Source
- Uploaded using Trusted Publishing? Yes
- Uploaded via:
twine/6.1.0 CPython/3.12.9
File hashes
| Algorithm | Hash digest | |
|---|---|---|
| SHA256 |
4824c69be25ab2f06a0c8fbf94d06f4fb5249ee8cb3d0f49a564a9f8510fa60d
|
|
| MD5 |
289e9cd0489ab0c1ce573d8bb5a09d50
|
|
| BLAKE2b-256 |
e65f1dfb0f09a9e44bd8a2737fc63265dfbf0913ba32a02fb60b13aa6e416738
|
Provenance
The following attestation bundles were made for labview_fpga_hdl_tools-1.0.1.tar.gz:
Publisher:
publish.yml on ni/labview-fpga-hdl-tools
-
Statement:
-
Statement type:
https://in-toto.io/Statement/v1 -
Predicate type:
https://docs.pypi.org/attestations/publish/v1 -
Subject name:
labview_fpga_hdl_tools-1.0.1.tar.gz -
Subject digest:
4824c69be25ab2f06a0c8fbf94d06f4fb5249ee8cb3d0f49a564a9f8510fa60d - Sigstore transparency entry: 1997003965
- Sigstore integration time:
-
Permalink:
ni/labview-fpga-hdl-tools@29855dd5bf2488d49aee5086c4c79ee48af40486 -
Branch / Tag:
refs/heads/main - Owner: https://github.com/ni
-
Access:
public
-
Token Issuer:
https://token.actions.githubusercontent.com -
Runner Environment:
github-hosted -
Publication workflow:
publish.yml@29855dd5bf2488d49aee5086c4c79ee48af40486 -
Trigger Event:
workflow_dispatch
-
Statement type:
File details
Details for the file labview_fpga_hdl_tools-1.0.1-py3-none-any.whl.
File metadata
- Download URL: labview_fpga_hdl_tools-1.0.1-py3-none-any.whl
- Upload date:
- Size: 88.0 kB
- Tags: Python 3
- Uploaded using Trusted Publishing? Yes
- Uploaded via:
twine/6.1.0 CPython/3.12.9
File hashes
| Algorithm | Hash digest | |
|---|---|---|
| SHA256 |
b9a0ce2f40d42b6191de392572ffe25a613f8f40c5ad35539877917c77abfaba
|
|
| MD5 |
3011dae345aff284c231a864be4b1490
|
|
| BLAKE2b-256 |
57ec28cb6bb2a84c3e5f736318f88a8b4bbf189b66d46d7f3a24f5aa59ae9b58
|
Provenance
The following attestation bundles were made for labview_fpga_hdl_tools-1.0.1-py3-none-any.whl:
Publisher:
publish.yml on ni/labview-fpga-hdl-tools
-
Statement:
-
Statement type:
https://in-toto.io/Statement/v1 -
Predicate type:
https://docs.pypi.org/attestations/publish/v1 -
Subject name:
labview_fpga_hdl_tools-1.0.1-py3-none-any.whl -
Subject digest:
b9a0ce2f40d42b6191de392572ffe25a613f8f40c5ad35539877917c77abfaba - Sigstore transparency entry: 1997004095
- Sigstore integration time:
-
Permalink:
ni/labview-fpga-hdl-tools@29855dd5bf2488d49aee5086c4c79ee48af40486 -
Branch / Tag:
refs/heads/main - Owner: https://github.com/ni
-
Access:
public
-
Token Issuer:
https://token.actions.githubusercontent.com -
Runner Environment:
github-hosted -
Publication workflow:
publish.yml@29855dd5bf2488d49aee5086c4c79ee48af40486 -
Trigger Event:
workflow_dispatch
-
Statement type: