A library for generating VHDL, designed for use in FPGAs
Project description
pywire is an easy-to-use Python library for generating VHDL, designed for use with FPGAs.
Features:
- Simple and complex functions
- BRAM
- Import components
- Generate timing files
Does not support:
- More than one clock
To install:
```python
pip install pywire
```
Example:
```python
from pywire import *
x = Signal(1, io=“out”, port=“P7”)
y = Signal(1, io=“in”, port=“P42”)
def inverter(x):
return 1-x
x.drive(inverter, y)
print(vhdl(globals()))
```
The full documentation can be found at http://pywire.readthedocs.io/en/latest/
Features:
- Simple and complex functions
- BRAM
- Import components
- Generate timing files
Does not support:
- More than one clock
To install:
```python
pip install pywire
```
Example:
```python
from pywire import *
x = Signal(1, io=“out”, port=“P7”)
y = Signal(1, io=“in”, port=“P42”)
def inverter(x):
return 1-x
x.drive(inverter, y)
print(vhdl(globals()))
```
The full documentation can be found at http://pywire.readthedocs.io/en/latest/
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
pywire-1.0.0.tar.gz
(27.3 kB
view hashes)
