Skip to main content

A library for generating VHDL, designed for use in FPGAs

Project description

pywire is an easy-to-use Python library for generating VHDL, designed for use with FPGAs.

- Simple and complex functions
- Import components
- Generate timing files

Does not support:
- More than one clock

To install:
pip install pywire

from pywire import *

x = Signal(1, io=“out”, port=“P7”)
y = Signal(1, io=“in”, port=“P42”)

def inverter(x):
return 1-x, y)

The full documentation can be found at

Project details

Release history Release notifications

Download files

Download the file for your platform. If you're not sure which to choose, learn more about installing packages.

Filename, size & hash SHA256 hash help File type Python version Upload date
pywire-1.0.0.tar.gz (27.3 kB) Copy SHA256 hash SHA256 Source None Feb 11, 2018

Supported by

Elastic Elastic Search Pingdom Pingdom Monitoring Google Google BigQuery Sentry Sentry Error logging AWS AWS Cloud computing DataDog DataDog Monitoring Fastly Fastly CDN SignalFx SignalFx Supporter DigiCert DigiCert EV certificate StatusPage StatusPage Status page