Skip to main content

A library for generating VHDL, designed for use in FPGAs

Project description

pywire is an easy-to-use Python library for generating VHDL, designed for use with FPGAs.

- Simple and complex functions
- Import components
- Generate timing files

Does not support:
- More than one clock

To install:
pip install pywire

from pywire import *

x = Signal(1, io=“out”, port=“P7”)
y = Signal(1, io=“in”, port=“P42”)

def inverter(x):
return 1-x, y)

The full documentation can be found at

Project details

Download files

Download the file for your platform. If you're not sure which to choose, learn more about installing packages.

Source Distribution

pywire-1.0.0.tar.gz (27.3 kB view hashes)

Uploaded source

Supported by

AWS AWS Cloud computing Datadog Datadog Monitoring Facebook / Instagram Facebook / Instagram PSF Sponsor Fastly Fastly CDN Google Google Object Storage and Download Analytics Huawei Huawei PSF Sponsor Microsoft Microsoft PSF Sponsor NVIDIA NVIDIA PSF Sponsor Pingdom Pingdom Monitoring Salesforce Salesforce PSF Sponsor Sentry Sentry Error logging StatusPage StatusPage Status page