VHDL code generator for AXI4-lite compatible memory-mapped I/O (MMIO)register files and bus infrastructure.
vhdMMIO will be a fully vendor-agnostic tool to build an AXI4-lite MMIO infrastructure with. It will generate at least VHDL files, C header files, and basic documentation from a single source, ensuring that these things stay in sync and preventing you from writing massive amounts of boilerplate code for every register file you need. Besides MMIO routing, it will also support interrupt routing natively.
The project is currently very much a work in progress. But you can check out what we plan to support in the generated docs here. You can also find example register file descriptions here, and, assuming Azure Pipelines passed, you should be able to build them yourself to see what vhdmmio can already do.
|Filename, size||File type||Python version||Upload date||Hashes|
|Filename, size vhdmmio-0.0.3-py3-none-any.whl (186.6 kB)||File type Wheel||Python version py3||Upload date||Hashes View hashes|