evas-sim 0.4.1

Event-driven Verilog-A Simulator — pure-Python behavioral simulation

EVAS — Event-driven Verilog-A Simulator

A lightweight, pure-Python behavioral simulator for digital/mixed-signal Verilog-A models. Event-driven. No C compiler, no ngspice, no KCL/KVL solver.

---

If you're a human — see the full docs at

📖 Docs: evas.tokenzhang.com  |  中文

If you're an AI agent — load skills/evas-sim/SKILL.md (or copy the skills/evas-sim/ folder into your skills directory). It contains the full compatibility table, CLI reference, output format, and common failure modes — everything you need to write and debug EVAS simulations without guessing.

---

What EVAS does

EVAS simulates voltage-mode, event-driven Verilog-A behavioral models. You provide:

1. A .va file — your behavioral model (comparator, DAC, SAR logic, DWA controller, …)
2. A .scs testbench netlist — voltage sources, ahdl_include, and a tran statement
3. Run evas simulate — get tran.csv waveforms and optional plots

The bundled examples are starting points. For your own design, copy the closest example directory, swap in your .va, adjust the stimulus sources and save list, and run.

Installation

pip install evas-sim
evas list        # verify install — prints bundled example groups

If evas is not on PATH, use python -m evas.

Simulating your own design

evas simulate path/to/tb.scs -o output/mydesign

Output in -o dir: tran.csv (waveforms), strobe.txt (log messages), .png plots.

Minimal testbench template (.scs):

simulator lang=spectre
global 0

ahdl_include "my_module.va"

Vvdd (vdd 0) vsource type=dc dc=1.8
Vclk (clk 0) vsource type=pulse val0=0 val1=1.8 period=10n rise=0.1n fall=0.1n width=4.9n

IDUT (clk vdd out) my_module vdd=1.8

tran tran stop=200n maxstep=0.1n
save clk:2e out:6f

Testbench structure reference

The 14 bundled example groups contain 27 .va modules and their testbenches. They are the best reference for how to wire up common patterns:

Pattern needed	Look at
Clocked digital logic	clk_div, digital_basics, lfsr
Comparator with feedback	comparator/cmp_offset_search
SAR / successive-approximation loop	sar_adc_dac_weighted_8b
DAC (binary or thermometer)	dac_binary_clk_4b, dac_therm_16b
ADC + sample-hold	adc_dac_ideal_4b
Voltage → digital bus (analog to bits)	dwa_ptr_gen/v2b_4b
DWA / data-weighted averaging	dwa_ptr_gen
Noise / random stimulus	noise_gen
Multi-cycle edge timing	comparator/cmp_delay, edge_interval_timer

Supported Verilog-A

Feature	Status
V(node) <+, V(a,b) differential	✅
@(cross(...)), @(above(...)), @(initial_step)	✅
@(timer(period)), @(final_step)	✅
transition() with delay / rise / fall	✅
for, if/else, case/endcase, begin/end	✅
arrays, parameters (real / integer / string)	✅
`include, `define, `default_transition	✅
SI suffixes, math: sin cos exp ln log pow floor ceil …	✅
$temperature, $vt, $abstime	✅
$bound_step()	✅
$fopen(), $fclose(), $fstrobe(), $fwrite(), $fdisplay()	✅
$display, $strobe, $random, $dist_uniform(), $rdist_normal()	✅
I() <+, ddt(), idt(), q() <+	not supported by design
AC/DC analysis, transistors	not supported by design
Spectre subckt hierarchy	not yet implemented

CSV output format

The save statement accepts per-signal format hints:

save vin:10e vout:6f clk:2e dout:d

Suffix	Example
:6e (default)	4.500000e-01
:Nf	fixed-point, N decimal places
:d	integer (for digital buses)

Bundled examples (reference only)

14 groups, 27 Verilog-A modules — use them as templates, not as the target.

Group	Verilog-A modules	Notes
clk_div	clk_div
clk_burst_gen	clk_burst_gen
digital_basics	and_gate, or_gate, not_gate, dff_rst, inverter
lfsr	lfsr
noise_gen	noise_gen
ramp_gen	ramp_gen
edge_interval_timer	edge_interval_timer	also reused in comparator
d2b_4b	d2b_4b	thermometer-to-binary decoder
dac_binary_clk_4b	dac_binary_clk_4b
dac_therm_16b	dac_therm_16b
adc_dac_ideal_4b	adc_ideal_4b, dac_ideal_4b, sh_ideal	3 stimuli: ramp / sine / 1000-pt sine
comparator	cmp_ideal, cmp_strongarm, cmp_offset_search, cmp_delay	4 sub-examples
dwa_ptr_gen	dwa_ptr_gen, dwa_ptr_gen_no_overlap, v2b_4b	100 MHz; v2b_4b = voltage→4-bit ADC
sar_adc_dac_weighted_8b	sar_adc_weighted_8b, dac_weighted_8b, sh_ideal	8-bit SAR; DNL/INL

Contributing

git clone https://github.com/Arcadia-1/EVAS.git
cd EVAS
pip install -e ".[dev]"
pytest tests/ -v

License

MIT — see LICENSE.