Compile SystemRDL into a SystemVerilog control/status register (CSR) block
Project description
PeakRDL-regblock
Compile SystemRDL into a SystemVerilog control/status register (CSR) block.
For the command line tool, see the PeakRDL project.
Documentation
See the PeakRDL-regblock Documentation for more details
Project details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
peakrdl-regblock-0.22.0.tar.gz
(606.2 kB
view hashes)
Built Distribution
Close
Hashes for peakrdl_regblock-0.22.0-py3-none-any.whl
Algorithm | Hash digest | |
---|---|---|
SHA256 | 5b2324618254097b414d4b284eafdf9b1ba7c6b78b2c73304cfc9c4df7b13097 |
|
MD5 | 32781b7babe6de86fb83452c996cfae1 |
|
BLAKE2b-256 | e9731062ef622a3cee8bf8b1b2bc2d51866d09815318074ee139d0d2fc7a1b9d |